

Technical aspects in choosing Verification Intellectual Property (VIP)

Mahesh K Verification Engineer, Innovative Logic Design Services Pvt Ltd, Bangalore

Trueconnect Copyrights

Agenda



Multiple benefits of VIP in a more productive way for complete IP and SOC verification.



Objectives of Verification IP



- □ Rapid Environment Configuration
- □ Ready to use environment
- □ Minimizing time sinks in protocol verification
- □ VIP Performance
- Protocol Analyzers



Growing Verification Challenge





□ Demanding Advanced Functionality, High Performance, Greater Power Efficiency with low cost.

Trueconnect Copyrights

Flexible Configuration: GUI Feature



High-	Speed USB Dual-Role Controller Configuration
JSB Transceiver Macrocell Interface Enable Vendor Control Registers:	VControl width (1-32 bits): 4 VStatus width (1-32 bits): 8
Point-to-Point solution or Full Multipoint (Multipoint 🕞	capablity
Number of DMA channels • 0 1 2 3 4 5	06 0 1 08
Enable Dynamic FIFO Sizing 👘 © 128 @ 256	0 512 O 1K O 2K O 4K O 8K O 16K O 32K O 64K
Enable support for Tx bulk packet split	Number of Tx endpoints (in addition to endpoin 1 3 5 7 11 15 ting: Enable support for high bandwidth Tx ISO endpoints: Enable support for high bandwidth Tx ISO endpoints:
Tx Endpoint 1 FIFO Size (bytes): 8 16 32 Share FIFO with Rx endpoint 1:	○ 64 ○ 128 ○ 256 ○ 512 ○ 1024 ○ 2048 ○ 4096 ○ 8192
Enable support for Rx bulk packet com	Number of Rx endpoints (in addition to endpoin 1 0 3 0 5 0 7 0 11 0 15 abining: Enable support for high bandwidth Rx ISO endpoints: Enable support for high bandwidth Rx ISO endpoints:
Rx Endpoint 1 FIFO Size (bytes): 8 16 32	○ 64 ○ 128 ○ 256 ○ 512 ○ 1024 ○ 2048 ○ 4096 ○ 8192

VIPs Major Challenge: Getting to first test



Let user not spend much time in removing compilation warnings once the core is instantiated.



ncvlog: MACNDF (-DEFINE macro,1|18): The text macro 'USB SS USE HOST DB' has also been defined on the command line using the -DEFINE command line option. The compiler will ignore the definition found in the Verilog source code. USB SS USE HOST DB

```
ncvlog: M,TSNSPK (/tools/mnt_tools1/tools1/VIP_10_6a_1_20170620/sv/mvc_pkg.sv,12|14): `timescale is not specified for the package.
The default timescale of 1ns/1ns will be assumed for this package.
```

```
ncvlog: W,FUNTSK (../sequence_lib/usb_ss_bulk_out.svh,36|30): function called as a task without void'().
('include file: ../sequence_lib/usb_ss_bulk_out.svh line 36, file: ../sequence_lib/sequence_pkg.sv line 13)
std::randomize(data payload) with {data payload.size() == length;}; //RANDOM
```

```
ncvlog: *W,NOINUF (/mnt/mnt_tools1/tools1/VIP_10_6b_1_20171002/examples/USB3_0_SS/link_compliance_pkg.sv,31|29):
    include directive not isolated on its own line [16.5(IEEE)].
    include "hdr pkt retransmission.svh";
```

Simulation: Aware Protocol Configuration !!



□ This feature stops the simulation for an invalid configuration and hence saves much

simulation time.

Trueconnect Copyrights

```
Simulation timescale:
                          1DS
   Writing initial simulation snapshot: worklib.musbmhdrc dmaint randp:v
ncsim: 14.10-s014: (c) Copyright 1995-2014 Cadence Design Systems, Inc.
Loading snapshot worklib.musbmhdrc dmaint randp:v ..... Done
ncsim> source /var/tools/INCISVE14 10 014/tools/inca/files/ncsimrc
ncsim> run
       0 This configuration is not applicable; One DMA Required. 39
                                         musbmhdrc dmaint rand : Configuration NOT Applicable
         TEST,
       Θ
         CNA CNA CNA
       Θ
Simulation complete via $finish(1) at time 0 FS + 0
./musbmhdrc func gen.v:2546 $finish;
csim> exit
ncsim: 14.10-s014: (c) Copyright 1995-2014 Cadence Design Systems, Inc.
ncsim> source /var/tools/INCISVE14 10 014/tools/inca/files/ncsimrc
ncsim> run
       305 Full-speed Host MP Bulk IN Start
Unable to run Full-speed Host MP Bulk IN as Configuration does not support this test
           TEST.
                                           Full-speed Host MP Bulk IN ; Configuration
       305
       305
            CNA CNA CNA
Simulation complete via $finish(1) at time 317810 PS + 2
./musbmhdrc func gen.v:2546 $finish;
ncsim> exit
```

Quicker in Link Bring-Up



 Active Enumeration
 Host runs read and write transfers to access all descriptor values.

Backdoor Enumeration
 USB configuration process happens in zero simulation time.



Fine-Grained Control on Link States



□ Controlling Link Layer Response

□ Skips the regular link transition without timeout.





Trueconnect Copyrights

Timing Standardization



`ifdef SIMULATION_VALUE All timing values follows standard prescribed specification.

`ifdef SIMULATION_SHORT All timing values are shortened to improve simulation time.



Testcase Development







Trueconnect Copyrights

Running Testcase



- Built in run script helps user to run testcase with multiple options.
- Flexibility to user in dumping the results.



When something went wrong - Debug it 🕄



60354 Request different length IN packets 88730 **ERROR: Incorrect data read from endpoint 0 FIF0 112194 **ERROR: Incorrect data read from endpoint 0 FIF0 182426 **ERROR: Incorrect data read from endpoint 0 FIF0 283698 **ERROR: Incorrect data read from endpoint 0 FIF0 431602 **ERROR: Incorrect data read from endpoint 0 FIF0	867641 Introduce a bit stuff error in the data packet of SETUP stage 9052262 UTMI Warning RXError 880354 Send SETUP packet, and change FAddr 900466 Timeout to get to idle state
305 Frame HS1 Start 305 Testing high speed mode 22028 Send first SOF packet 22337 **ERROR: SOF_PULSE unexpectedly 1 22364 SOF after 125 us 142316 Slightly early SOF after 124.9250 us	902569 Introduce a bit stuff error in the setup token 2979782 UTMI Warning <mark>RXError</mark>
382108 Slightly late SOF after 125.0750 us - check sync to last SOF 502186 Another late SOF after 125.0750 us - check sync to last SOF 522194 Too late SOF after 125.0875 us	931641 Tests to provide coverage in FSM
3496820000top_sshost.u3_pkt.lc_tx_req: LUPsubmitted for transmis3506838000top_sshost.u3_ll_ltssm.lc_tx_req: lc = 4003506844000top_sshost.u3_pkt.lc_tx_req: LUPsubmitted for transmis3510795000Error: PL Missing IN ACK Packet for endpoint=60123510795000hc_pkg::u3_ep_dut.in_flow:TIMEOUT3511604000top_sshost.u3_pkt.run: Request selected from REQUEST Q, Req	<pre>sion 200332000 top_sshost.u3_pkt.send_hp: Word3 = 0d0 005 029 03f 200332000 top_sshost.u3_pkt.send_hp: Waiting for credits sion 200332000 top_sshost.u3_pkt.send_hp: Done waiting for credits; abort_tx=0 203332000 Error: Pending HP Timeout 203332000 top_sshost.u3_ll_ltssm.u0_lbad.TH_LTSSM_U0_LBAD: Transmit Driven Q= 203332000 top_sshost.u3_ll_ltssm.ltssm: ltssm state LTSSM_RECOVERY_ACTIVE;</pre>
5125165000top_sshost.u3_pipe_rx.detect_rx_lfps: lfps_type=P5125940000top_sshost.u3_dpkt.dpkt_training: Bad training pa1bc 1bc 1bc 1bc 000 000 04a 04a 04a 04a 04a 04a 000 000	OLLING_LFPS ,duration= 964000 ottern 000 04a 04a 04a 04a 04a 04a 04a 04a 04a

Keep searching for CRC Error ?



□ Difficulty in identifying error

Name	Туре	Size	Value
Tx link cmd pkt	mvc sequence item base	-	@10642
Transaction Type	string	19	link command packet
active index	integral	32	hfffffff
link command info	integral	11	'h80
crc5 error	integral	2	'h1
link cmd framing error	integral	4	'h0
error diff link cmd	integral	1	'h0
disparity error	integral	1	*h0
error 8b 10b decode	integral	1	'h0
other link command info	integral	11	'h0
link cmd	usb ss link commands e	11	USB SS LCRD A

UVM_INFO /mnt/tools/mnt_tools1/tools1/QuestaVIP_10_6a_1_20170620/questa_mvc_src/sv, est_top.env.usb_ss_host_agent.sequencer@@Header_buffer_credit2_adv [USB_SS_LINK_LA*

Name	Туре	Size	Value
Tx link cmd pkt	mvc sequence item base	-	@10690
Transaction Type	string	19	link command packet
active index	integral	32	hfffffff
link command info	integral	11	'h84
crc5 error	integral	2	'h0
link cmd framing error	integral	4	'h0
error diff link cmd	integral	1	'h0
disparity error	integral	1	'h0
error 8b 10b decode	integral	1	'h0
other link command info	integral	11	'h0
link_cmd	usb_ss_link_commands_e	11	USB_SSP_LCRD2_A

Easy to recognize the error

address 0b	rout	e 0					typ 08
dataLeng	th	-		s rsvd1	eptNum	der	seqNum
0341				00	7	010	0
rsvd2 1	p rsvd2 0			streamId	1		
0	0 0			0000			
crc5	f d hdp	thirsv	hseq	crc16			
02	000	0	0	8c6a			

288604000 hc_pkg::u3_ep_dut.out_flow:RETRYING_CRC32_PACKET

91825000 TB: (DP OUT) address route typ 25 00000 08 dataLength s|rsvd1|eptNum der segNum 00 0400 100 rsvd2 1 p rsvd2 0 streamId 0000 00 0 crc5 |f|d|hdpth|rsv |hseq crc16 817f 1a 000 0 4 91827000 TB: Error HDR CRC5 check fail DEV: LC LBAD header=180 crc=11 91929000

Trueconnect Copyrights

VIPs key thing: Checking for Protocol Violations

2017 TrueConnect Enriching Collaboration for Innovative Excellence BENGALURU

□ Assertion just defines the error

ncsim: *E,ASRTST (../src/bus_drv/axi/Axi4PC.sv,3436): (time 767710354 PS) Assertion Axi4PC.axi4_errs_bresp_all_done_eos has failed AXI4_ERRS_BRESP_ALL_DONE_EOS: All write transaction addresses must have been matched with corresponding write response. ncsim: *E,ASRTST (../src/bus_drv/axi/Axi4PC.sv,3444): (time 767710354 PS) Assertion Axi4PC.axi4_errs_rlast_all_done_eos has failed AXI4_ERRS_RLAST_ALL_DONE_EOS: All outstanding read bursts must have completed a the end of the simulation. Simulation complete via \$finish(1) at time 767710354 PS + 0

□ Assertion also refers specification section and sub-section

MVC ERROR @ 7200 ps: (USB3.0-60460) /top/phy_host/usb_ss_if monitor PowerDown with LineState: PIPE_NOT_P3_STATE_WHEN_LINK_IN_SS_DISABLED_U3:1005 -PowerDown should be P3 when transmitter is in U3 or SS.Disabled link state. (see PHY Interface For the PCI Express* & USB 3.0 Architectures v3.0 section 6.4)

MVC ERROR @ 87200 ps: (USB3.0-60448) /top/phy_host/usb_ss_if monitor_signals_during_reset_assertion: PIPE_TX_DEEMP_OTHER_THAN 1_DURING_RESET:969 When reset# is asserted, the MAC should have TxDeemp = 1. (see PHY Interface For the PCI Express* & USB 3.0 Architectures v3.0 section 6.2)

Trueconnect Copyrights

Data Checking: Scoreboard



60772000	top2 3.i port3 0.u3 ll lc.lc main	LGOOD 3 Receive	ed, ADV=0	9						
60772001	mon pkg::data monitor.check data:	Initiating HOST	CONTROL	data	checki	ng;1	en=		8,epnum= 0 !	Seq num =
60772001	mon pkg::data monitor.check data:	Successful:HOST	CONTROL	data	match	for	ep (96	Expected=00,	Actual=00
60772001	mon pkg::data monitor.check data:	Successful:HOST	CONTROL	data	match	for	ep (90	Expected=05,	Actual=05
60772001	mon_pkg::data monitor.check data:	Successful:HOST	CONTROL	data	match	for	ep (90	Expected=7c,	Actual=7c
60772001	mon_pkg::data_monitor.check_data:	Successful:HOST	CONTROL	data	match	for	ep (90	Expected=00,	Actual=00
60772001	mon_pkg::data_monitor.check_data:	Successful:HOST	CONTROL	data	match	for	ep (90	Expected=00,	Actual=00
60772001	mon_pkg::data_monitor.check_data:	Successful:HOST	CONTROL	data	match	for	ep (90	Expected=00,	Actual=00
60772001	<pre>mon_pkg::data_monitor.check_data:</pre>	Successful:HOST	CONTROL	data	match	for	ep (90	Expected=00,	Actual=00
60772001	<pre>mon_pkg::data_monitor.check_data:</pre>	Successful:HOST	CONTROL	data	match	for	ep (90	Expected=00,	Actual=00
60772001	<pre>mon_pkg::data_monitor.check_data</pre>	Done HOST CONTRO	OL data d	check	ing; len	-	8,6	epn	ium= 0	
			-							

UVM_INFO /mnt/tools/mnt_tools1/tools1/QuestaVIP_10_6a_1_20170620/questa_mvc_src/sv/USB3_0_SS/./analysis/usb_ss_device_scoreboard.svh(1871) usb_ss_host_agent.dev_sb_[USB_SS_DEVICE_SCOREBOARD] Data Matched : Read_Data = '{'h12, 'h1, 'h0, 'h3, 'h0, 'h0, 'h0, 'h9, 'h45, 'h0, 'h1, 'h0, 'h1, 'h0, 'h45, 'h1, 'h1, 'h1}

UVM_ERROR /home/maheshk/projects/QuestaVIP 10 5b 1/questa mvc_src/sv/USB3 0 SS/./analysis/usb_ss_device_scoreboard.svh(1845) @ 789856800.000 ps .env.usb_ss_host_agent.dev_sb [USB_SS_DEVICE_SCOREBOARD] Showing Data mismatch at specific indexes: At index = 28, Expected Data = 1 Read Data = 7

UVM ERROR /home/maheshk/projects/QuestaVIP 10 5b 1/questa mvc src/sv/USB3 0 SS/./analysis/usb ss_device_scoreboard.svh(1845) @ 789856800.000 ps .env.usb_ss_host_agent.dev_sb [USB_SS_DEVICE_SCOREBOARD] Showing Data mismatch at specific indexes: At index = 29.

Expected Data = 0 Read Data = 7

Trueconnect Copyrights

Transaction Logger

2017 **TrueConnect** Enriching Collaboration for Innovative Excellence BENGALURU

□ Single-side representation 🔅

10362551000 DUT: (DP IN) address route 68 00000	typ 08	==> USB_SS_LGOOD_15 @ 625391200 ps class typ rsvd sub_type crc5 00_0_0 f03	5. 51	
dataLength 0009 rsvd2_1 p rsvd2_0 0 0 0	s rsvd1 eptNum d e r seqNum 0 0000 0_0 streamId 0000		<==	USB_SS_LGOOD_15 @ 625408800 ps class typ rsvd sub_type crc5 00_0_101_03
crc5 f d hdpth rsv hseq 12 0 0 0 0 6 09 02 31 00 01 00 00 80 08 a7 32 a3 10362627000 TB: LC LG00D 6 header= 10362643000 TB: LC LCRD C header=0	crc16 434a 0e fd fd fd 006 crc=12 82 crc=03		<==	00_0_f03 USB_SS_LCRD_A @ 625415200 ps class typ rsvd sub_type crc5 01_0_0_14 01_0_0_14
10502089000 18: 1P address route 68 00000 rsvd1_2 seqNum numP 0_ 1_ 0_ rsvd2_1 p rsvd2_0 0_ 0_ 0_ 0 0 crc5 f d hdpth rsv hseq 0a_ 0 0 0_3 3_	typ 04 h rsvdl eptNum d r rsv subType 0 0000 01 streamId 0000 crc16 b88c	==> USB_SS_LCRD_A @ 625416000 ps class typ rsvd sub_type crc5 01_0_0_14_ 01_0_0_14_	<=	USB_SS_LCRD_B @ 625421600 ps class typ rsvd sub_type crc5 0 1 0 1 0b 0 1 0 1 0b 0 1 0 1 0b

Two-side representation 😌

Feature: Filtering Protocol Sequences/Patterns

2017 TrueConnect Enriching Collaboration for Innovative Excellence BENGALURU

822212000 top sshost.u3 pkt.lc tx req: LUP top sshost.u3 ll ltssm.lc tx req: lo 832230000 top sshost.u3 pkt.lc tx req: LUP 832236000 top sshost.u3 ll ltssm.lc tx req: lo 842260000 842260000 top sshost.u3 pkt.lc tx req: LUP top sshost.u3 ll ltssm.lc tx req: lo 852280000 top sshost.u3 pkt.lc tx req: LUP 852284000 862310000 top sshost.u3 ll ltssm.lc tx req: l top sshost.u3 pkt.lc tx req: LUP 862316000 top sshost.u3 ll ltssm.lc tx req: lo 872340000 top sshost.u3 pkt.lc tx req: LUP 872340000 top sshost.u3 ll ltssm.lc tx req: lo 882360000 882364000 top sshost.u3 pkt.lc tx req: LUP top sshost.u3 ll ltssm.lc tx req: l 892390000 top sshost.u3 pkt.lc tx req: LUP 892396000 902420000 top sshost.u3 ll ltssm.lc tx req: l top sshost.u3 pkt.lc tx req: LUP 902420000 top sshost.u3 ll ltssm.lc tx req: l 912440000 912444000 top sshost.u3 pkt.lc tx req: LUP top sshost.u3 ll ltssm.lc tx req: lo 922470000 top sshost.u3 pkt.lc tx req: LUP 922476000 top sshost.u3 ll ltssm.lc tx req: lc 932500000

	submitted	for	transmission
с	= 400		
	submitted	for	transmission
с	= 400		
	submitted	for	transmission
c	= 400		
	submitted	for	transmission
C	= 400		
	submitted	for	transmission
с	= 400		
	submitted	for	transmission
С	= 400		
	submitted	for	transmission
С	= 400		
	submitted	for	transmission
с	= 400		
	submitted	for	transmission
с	= 400		
	submitted	for	transmission
с	= 400		
	submitted	for	transmission
c	= 400		

2635509000 DUT: TS1 2635527000 TB: TSE0 2635541000 DUT: TS1 2635573000 DUT: TS1 2635591000 TB: TSE0 2635605000 DUT: TS1 2635637000 DUT: TS1 2635655000 DUT: TS1 2635655000 DUT: TS1 2635655000 DUT: TS1 2635669000 DUT: TS1 2635701000 DUT: TS1 2635733000 DUT: TS1 2635765000 DUT: TS1 2635783000 DUT: TS1 2635797000 DUT: TS1 2635847000 TB: TSE0 2635861000 DUT: TS1 2635893000 DUT: TS1 2635911000 TB: TSE0 2635925000 DUT: TS1 2635975000 TB: TSE0 2636039000 DUT:	2635477000	DUT: TS	1
2635527000 TB: TSEQ 2635541000 DUT: TS1 2635573000 DUT: TS1 2635591000 TB: TSEQ 2635605000 DUT: TS1 2635637000 DUT: TS1 2635655000 TB: TSEQ 2635655000 TB: TSEQ 2635655000 DUT: TS1 2635655000 DUT: TS1 2635659000 DUT: TS1 2635701000 DUT: TS1 2635733000 DUT: TS1 2635765000 DUT: TS1 2635783000 TB: TSEQ 2635783000 DUT: TS1 2635783000 DUT: TS1 2635847000 TB: TSEQ 2635861000 DUT: TS1 2635861000 DUT: TS1 2635893000 DUT: TS1 2635911000 TB: TSEQ 2635925000 DUT: TS1 2635975000 TB: TSEQ 2635989000 DUT: TS1 2636039000 TB: TSEQ 2635989000 DUT: TS1 2636039000 TB: TSEQ	2635509000	DUT: TS:	1
2635541000 DUT: TS1 2635573000 DUT: TS1 2635591000 TB: TSEQ 2635605000 DUT: TS1 2635637000 DUT: TS1 2635655000 TB: TSEQ 2635655000 DUT: TS1 2635655000 DUT: TS1 2635655000 DUT: TS1 2635655000 DUT: TS1 263565701000 DUT: TS1 2635719000 TB: TSEQ 2635765000 DUT: TS1 2635783000 DUT: TS1 2635783000 DUT: TS1 2635847000 TB: TSEQ 2635861000 DUT: TS1 2635861000 DUT: TS1 2635893000 DUT: TS1 2635911000 TB: TSEQ 2635925000 DUT: TS1 2635975000 TB: TSEQ 2636039000 DUT:	2635527000	TB: TSI	EQ
2635573000 DUT: TS1 2635591000 TB: TSEQ 2635605000 DUT: TS1 2635655000 TB: TSEQ 2635655000 TB: TSEQ 2635655000 DUT: TS1 2635655000 DUT: TS1 2635655000 DUT: TS1 263565701000 DUT: TS1 2635719000 TB: TSEQ 2635765000 DUT: TS1 2635765000 DUT: TS1 2635783000 TB: TSEQ 2635797000 DUT: TS1 2635847000 TB: TSEQ 2635893000 DUT: TS1 2635893000 DUT: TS1 2635925000 DUT: TS1 2635975000 TB: TSEQ 2635989000 DUT: TS1 2636039000 TB: TSEQ 2635989000 DUT: TS1 2636039000 TB:	2635541000	DUT: TS:	1
2635591000 TB: TSEQ 2635605000 DUT: TS1 2635655000 DUT: TS1 2635655000 DUT: TS1 2635655000 DUT: TS1 2635655000 DUT: TS1 2635669000 DUT: TS1 2635701000 DUT: TS1 2635719000 TB: TSEQ 2635733000 DUT: TS1 2635765000 DUT: TS1 2635783000 DUT: TS1 2635783000 DUT: TS1 2635829000 DUT: TS1 2635861000 DUT: TS1 2635893000 DUT: TS1 2635893000 DUT: TS1 2635911000 TB: TSEQ 2635925000 DUT: TS1 2635975000 TB: TSEQ 2635989000 DUT: TS1 2636039000 TB: TSEQ 2636039000 TB:	2635573000	DUT: TS:	1
2635605000 DUT: TS1 2635637000 DUT: TS1 2635655000 DUT: TS1 2635669000 DUT: TS1 2635701000 DUT: TS1 2635719000 TB: TSEQ 2635733000 DUT: TS1 2635765000 DUT: TS1 2635765000 DUT: TS1 2635783000 TB: TSEQ 2635783000 DUT: TS1 2635783000 DUT: TS1 2635783000 DUT: TS1 2635847000 TB: TSEQ 2635847000 DUT: TS1 2635893000 DUT: TS1 2635911000 TB: TSEQ 2635925000 DUT: TS1 2635975000 TB: TSEQ 2635989000 DUT: TS1 2636021000 DUT: TS1 2636039000 TB: TSEQ 263603000 DUT:	2635591000	TB: TSI	EQ
2635637000 DUT: TS1 2635655000 TB: TSEQ 2635669000 DUT: TS1 2635701000 DUT: TS1 2635719000 TB: TSEQ 2635733000 DUT: TS1 2635765000 DUT: TS1 2635765000 DUT: TS1 2635783000 TB: TSEQ 2635783000 DUT: TS1 2635783000 DUT: TS1 2635797000 DUT: TS1 2635847000 TB: TSEQ 2635847000 TB: TSEQ 2635847000 DUT: TS1 2635847000 DUT: TS1 2635893000 DUT: TS1 2635911000 TB: TSEQ 2635925000 DUT: TS1 2635975000 TB: TSEQ 2635989000 DUT: TS1 2636039000 TB: TSEQ 2636039000 TB:	2635605000	DUT: TS:	1
2635655000 TB: TSEQ 2635669000 DUT: TS1 2635701000 DUT: TS1 2635719000 TB: TSEQ 2635733000 DUT: TS1 2635765000 DUT: TS1 2635765000 DUT: TS1 2635765000 DUT: TS1 2635765000 DUT: TS1 2635783000 TB: TSEQ 2635797000 DUT: TS1 2635847000 TB: TSEQ 2635861000 DUT: TS1 2635861000 DUT: TS1 2635861000 DUT: TS1 2635861000 DUT: TS1 263593000 DUT: TS1 2635911000 TB: TSEQ 2635925000 DUT: TS1 2635975000 DUT: TS1 2636021000 DUT: TS1 2636039000 TB: TSEQ 2636039000 DUT: TS1 2636039000 DUT: TS1	2635637000	DUT: TS	1
2635669000 DUT: TS1 2635701000 DUT: TS1 2635719000 TB: TSEQ 2635733000 DUT: TS1 2635765000 DUT: TS1 2635783000 TB: TSEQ 2635783000 TB: TSEQ 2635783000 DUT: TS1 2635783000 DUT: TS1 2635797000 DUT: TS1 2635847000 TB: TSEQ 2635861000 DUT: TS1 2635861000 DUT: TS1 2635847000 TB: TSEQ 2635861000 DUT: TS1 2635893000 DUT: TS1 2635911000 TB: TSEQ 2635925000 DUT: TS1 2635975000 TB: TSEQ 2635989000 DUT: TS1 2636021000 DUT: TS1 2636039000 TB: TSEQ 263603000 DUT:	2635655000	TB: TSI	EQ
2635701000 DUT: TS1 2635719000 TB: TSEQ 2635733000 DUT: TS1 2635765000 DUT: TS1 2635765000 DUT: TS1 2635783000 TB: TSEQ 2635783000 DUT: TS1 2635783000 DUT: TS1 2635797000 DUT: TS1 2635829000 DUT: TS1 2635847000 TB: TSEQ 2635861000 DUT: TS1 2635861000 DUT: TS1 2635893000 DUT: TS1 2635911000 TB: TSEQ 2635925000 DUT: TS1 2635975000 TB: TSEQ 2635989000 DUT: TS1 2636021000 DUT: TS1 2636039000 TB: TSEQ 2636030000 TB: TSEQ 2636030000 DUT: TS1 263604530000 DUT:	2635669000	DUT: TS	1
2635719000 TB: TSEQ 2635733000 DUT: TS1 2635765000 DUT: TS1 2635783000 TB: TSEQ 2635783000 DUT: TS1 2635783000 DUT: TS1 2635797000 DUT: TS1 2635829000 DUT: TS1 2635847000 TB: TSEQ 2635861000 DUT: TS1 2635861000 DUT: TS1 2635861000 DUT: TS1 2635861000 DUT: TS1 2635893000 DUT: TS1 2635911000 TB: TSEQ 2635925000 DUT: TS1 2635975000 DUT: TS1 2636021000 DUT: TS1 2636039000 TB: TSEQ 2636039000 TB: TSEQ 2636053000 DUT: TS1 2636085000 DUT: TS1 2636103000 TB:	2635701000	DUT: TS	1
2635733000 DUT: TS1 2635765000 DUT: TS1 2635783000 TB: TSE0 2635797000 DUT: TS1 2635797000 DUT: TS1 2635829000 DUT: TS1 2635847000 TB: TSE0 2635861000 DUT: TS1 2635893000 DUT: TS1 2635893000 DUT: TS1 2635911000 TB: TSE0 2635925000 DUT: TS1 2635975000 DUT: TS1 2636021000 DUT: TS1 2636039000 TB: TSE0 2636053000 DUT: TS1 2636053000 DUT: TS1 2636053000 DUT: TS1 26360130000 TB: TSE0 2636103000 TB: TSE0 2636117000 DUT: TS1	2635719000	TB: TSE	EQ
2635765000 DUT: TS1 2635783000 TB: TSEQ 2635797000 DUT: TS1 2635829000 DUT: TS1 2635847000 TB: TSEQ 2635861000 DUT: TS1 2635861000 DUT: TS1 2635861000 DUT: TS1 2635893000 DUT: TS1 2635911000 TB: TSEQ 2635925000 DUT: TS1 2635975000 DUT: TS1 2635975000 TB: TSEQ 2636021000 DUT: TS1 2636039000 TB: TSEQ 2636039000 TB: TSEQ 2636039000 DUT: TS1 2636039000 DUT: TS1 2636039000 TB: TSEQ 2636039000 DUT: TS1 26360130000 TB: TSEQ 2636103000 TB: TSEQ 2636117000 DUT:	2635733000	DUT: TS	1
2635783000 TB: TSEQ 2635797000 DUT: TS1 2635829000 DUT: TS1 2635847000 TB: TSEQ 2635861000 DUT: TS1 2635861000 DUT: TS1 2635893000 DUT: TS1 2635911000 TB: TSEQ 2635925000 DUT: TS1 2635975000 DUT: TS1 2635989000 DUT: TS1 2636021000 DUT: TS1 2636039000 TB: TSEQ 2636039000 DUT: TS1 26360130000 DUT: TS1 2636103000 TB: TSEQ 2636117000 DUT: TS1	2635765000	DUT: TS:	1
2635797000 DUT: TS1 2635829000 DUT: TS1 2635847000 TB: TSEQ 2635861000 DUT: TS1 2635861000 DUT: TS1 2635893000 DUT: TS1 2635911000 TB: TSEQ 2635925000 DUT: TS1 2635957000 DUT: TS1 2635975000 TB: TSEQ 2635989000 DUT: TS1 2636021000 DUT: TS1 2636039000 TB: TSEQ 2636053000 DUT: TS1 2636085000 DUT: TS1 2636103000 TB: TSEQ 2636117000 DUT: TS1	2635783000	TB: TSE	EQ
2635829000 DUT: TS1 2635847000 TB: TSEQ 2635861000 DUT: TS1 2635893000 DUT: TS1 2635911000 TB: TSEQ 2635925000 DUT: TS1 2635957000 DUT: TS1 2635975000 TB: TSEQ 2635989000 DUT: TS1 2636021000 DUT: TS1 2636039000 TB: TSEQ 2636053000 DUT: TS1 2636053000 DUT: TS1 2636103000 TB: TSEQ 2636117000 DUT: TS1	2635797000	DUT: TS	1
2635847000 TB: TSEQ 2635861000 DUT: TS1 2635893000 DUT: TS1 2635911000 TB: TSEQ 2635925000 DUT: TS1 2635957000 DUT: TS1 2635975000 TB: TSEQ 2635989000 DUT: TS1 2636021000 DUT: TS1 2636039000 TB: TSEQ 2636053000 DUT: TS1 2636053000 DUT: TS1 2636103000 TB: TSEQ 2636117000 DUT: TS1	2635829000	DUT: TS	1
2635861000 DUT: TS1 2635893000 DUT: TS1 2635911000 TB: TSEQ 2635925000 DUT: TS1 2635957000 DUT: TS1 2635975000 TB: TSEQ 2635989000 DUT: TS1 2636021000 DUT: TS1 2636039000 TB: TSEQ 2636053000 DUT: TS1 2636085000 DUT: TS1 2636103000 TB: TSEQ 2636117000 DUT: TS1	2635847000	TB: TSE	EQ
2635893000 DUT: TS1 2635911000 TB: TSEQ 2635925000 DUT: TS1 2635957000 DUT: TS1 2635975000 TB: TSEQ 2635975000 DUT: TS1 2635989000 DUT: TS1 2636021000 DUT: TS1 2636039000 TB: TSEQ 2636053000 DUT: TS1 2636085000 DUT: TS1 2636103000 TB: TSEQ 2636117000 DUT: TS1	2635861000	DUT: TS:	1
2635911000 TB: TSEQ 2635925000 DUT: TS1 2635957000 DUT: TS1 2635975000 TB: TSEQ 2635975000 DUT: TS1 2635989000 DUT: TS1 2636021000 DUT: TS1 2636039000 TB: TSEQ 2636053000 DUT: TS1 2636085000 DUT: TS1 2636103000 TB: TSEQ 2636117000 DUT: TS1	2635893000	DUT: TS	1
2635925000 DUT: TS1 2635957000 DUT: TS1 2635975000 TB: TSEQ 2635989000 DUT: TS1 2636021000 DUT: TS1 2636039000 TB: TSEQ 2636053000 DUT: TS1 2636085000 DUT: TS1 2636103000 TB: TSEQ 2636117000 DUT: TS1	2635911000	TB: TS	EQ
2635957000 DUT: TS1 2635975000 TB: TSEQ 2635989000 DUT: TS1 2636021000 DUT: TS1 2636039000 TB: TSEQ 2636053000 DUT: TS1 2636085000 DUT: TS1 2636103000 TB: TSEQ 2636117000 DUT: TS1	2635925000	DUT: TS	1
2635975000 TB: TSEQ 2635989000 DUT: TS1 2636021000 DUT: TS1 2636039000 TB: TSEQ 2636053000 DUT: TS1 2636085000 DUT: TS1 2636103000 TB: TSEQ 2636117000 DUT: TS1	2635957000	DUT: TS	1
2635989000 DUT: TS1 2636021000 DUT: TS1 2636039000 TB: TSEQ 2636053000 DUT: TS1 2636085000 DUT: TS1 2636103000 TB: TSEQ 2636117000 DUT: TS1	2635975000	TB: TSE	EQ
2636021000 DUT: TS1 2636039000 TB: TSEQ 2636053000 DUT: TS1 2636085000 DUT: TS1 2636103000 TB: TSEQ 2636117000 DUT: TS1	2635989000	DUT: TS	1
2636039000 TB: TSEQ 2636053000 DUT: TS1 2636085000 DUT: TS1 2636103000 TB: TSEQ 2636117000 DUT: TS1	2636021000	DUT: TS	1
2636053000 DUT: TS1 2636085000 DUT: TS1 2636103000 TB: TSEQ 2636117000 DUT: TS1	2636039000	TB: TSE	EQ
2636085000 DUT: TS1 2636103000 TB: TSE0 2636117000 DUT: TS1	2636053000	DUT: TS	1
2636103000 TB: TSEQ 2636117000 DUT: TS1	2636085000	DUT: TS	1
2636117000 DUT: TS1	2636103000	TB: TSI	EQ
	2636117000	DUT: TS	1

Feature: FSM Diagnostic Message



 This helps to know about current
 Environment
 Configuration.

 Also prints the particular LTSSM state transition. DEBUG : UPSTREAM LINK Upstream LinkState is :USB_SS_Disabled To Exit from this state, g_directed to Rx_detect[1] is required to be set Once this bit is asserted, it will wait for power down signal to change to P2, which is acknowledged by Phy through assertion of Phystatus. Once these events occur, the LTSSM state transition to USB_SS_Rx_Detect_Reset state/substate

Downstream LinkState is :USB_SS_Rx_Detect Downstream LinkSubstate is :USB_SS_Rx_Detect_Reset

In this state, it will wait for Warm Reset to be completed if it has transitioned to this state due to detection of Warm Reset, Else it will transition to USB_SS_Rx_Detect_Active LTSSM state/substate if g_directed_to_SS_Disabled is set to 1'b0

Downstream LinkState is :USB SS Polling Downstream LinkState is :USB SS Polling Downstream LinkSubstate is :USB SS Polling LFPS

QVIP will generate Polling LFPS signal (tBurst) of 0x000002BC time Polling LFPS generation time is calculated as usb ss Polling LFPS tBurst gen apply. usb ss Polling LFPS tBurst gen apply should lie in the range of usb ss Polling LFPS tBurst min usb ss Polling LFPS tBurst max.

QVIP will generate Polling SCD signal logic 0 (from DUT) of tRepeat value 0x00001B58 QVIP will generate Polling SCD signal logic 1 (from DUT) of tRepeat value 0x00002EE0 Refer to section 7.5.4.3.2 of USB3.1 specification for exit condition from this state using LFPS signaling.

Conclusion



- Non-Protocol experts must also use VIP
- □ Fine Tuning is important rather than additional features

VIPs are called Plug-And-Play Devices

□ Standard compliant



Questions?





Trueconnect Copyrights